

COVER SHEET	1
Block Diagram	2
GPIO MAP	3
Clock Map	4
Power Delivery	5
Power Delivery	6
VRM11 Intersil 6312 4Phase	7
Intel LGA775-CPU	8-10
Intel Bearlake -GMCH	11-14
DDR II DIMM 1.2.3.4	15-17
ICH9DH	18-20
PCI Express Slot - X16, X1	21
Clock Generator - ICS9LPRS906	22
VGA Connector	23
USB CONNECTORS	24
PCI Slot	25
Super I/O ITE8718F	26
MS-7 ACPI Controller	27
FWH & FAN & V_1P25_CORE	28
SATA / COM Port / LPT Port	29
LAN-Intel 82562V/82566DC	30
Azalia CODEC(ALC662/888)	31
IEEE-1394 VT6308	32
ATX & Front Panel	33
EMI Cap	34
History	35
Manual Part	36

MS-7363L2 *Version 0A*

CPU:

Intel Conroe
Intel Wolfdale

System Chipset:

Intel Bearlake G33 - GMCH (North Bridge)
Intel ICH9DH(South Bridge)

On Board Chipset:

BIOS -- SPI 8Mb
Realtek CODEC(ALC 662/888)
IEEE-1394 VIA VT6308
Super I/O --ITE ITE8718F
LAN-INTEL 82562V & 82566DC
Clock Generator - ICS9LPRS906

Main Memory:

Dual Channel DDR II * 4


Expansion Slots:

PCI Express X16 SLOT * 1
PCI Express X1 SLOT * 2
PCI 2.3 SLOT * 1


Intersil PWM:

Intersil 6312 4 Phase

Block Diagram



Board Stack-up (1080 Prepreg Considerations)



Single End 50ohm Top/Bottom : 4mils
 USB2.0 - 90ohm : 15/7.5/4.5/7.5/15
 SATA - 95ohm : 15/8/4/8/15
 LAN - 100ohm : 15/10/4/10/15
 PCIE - 95ohm : 15/8/4/8/15

ICH9

GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Signal Name
GPIO[0]	unmuxed	N7	I/O	Vcc3p3	Y	Y	3.3	GPI	straaped hi
GPIO[1]	TACH1	AK21	I/O	Vcc3p3	Y	Y	3.3	GPI	strapped hi
GPIO[2]	PIRQE#	K6	I/OD	V5REF	Y	Y	5	GPI	PIRQ#E
GPIO[3]	PIRQF#	L7	I/OD	V5REF	Y	Y	5	GPI	PIRQ#F
GPIO[4]	PIRQG#	F2	I/OD	V5REF	Y	Y	5	GPI	PIRQ#G
GPIO[5]	PIRQH#	G2	I/OD	V5REF	Y	Y	5	GPI	PIRQ#H
GPIO[6]	TACH2	AH22	I/O	Vcc3p3	Y	Y	3.3	GPI	strapped hi
GPIO[7]	TACH3	AK23	I/O	Vcc3p3	Y	Y	3.3	GPI	strapped hi
GPIO[8]	unmuxed	A20	I/O	VccSus3p3	Y	Y	3.3	GPI	strapped hi
GPIO[9]	WOL_EN	A18	I/O	VccSus3p3	N	Y	3.3	GPI	Lenovo LEO GPIO
GPIO[10]	CLGPIO1	C17	I/O	VccSus3p3	Y	Y	3.3	GPI	B2_REFRESH#
GPIO[11]	SMBALERT#	C16	I/O	VccSus3p3	N	Y	3.3	Native	SMB_ALERT#
GPIO[12]	unmuxed	A8	I/O	VccSus3p3	N	Y	3.3	GPO	Lenovo CLR_CMOS
GPIO[13]	unmuxed	A19	I/O	VccSus3p3	Y	Y	3.3	GPI	SIO_PME#
GPIO[14]	GLGPIO2	A9	I/O	VccSus3p3	Y	Y	3.3	GPI	FP_CBL_DET#
GPIO[15]	STO_PCI#	C15	I/O	VccSus3p3	N	Y	3.3	Native	Lenovo LEO GPIO
GPIO[16]	unmuxed	M2	I/O	Vcc3p3	N	N	3.3	GPO	Front Panel PLED GPIO
GPIO[17]	TACH0	AH21	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[18]	unmuxed	K1	I/O	Vcc3p3	N	N	3.3	GPO	Front Panel PLED GPIO
GPIO[19]	SATA1GP	AE20	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[20]	unmuxed	AF5	I/O	Vcc3p3	N	N	3.3	GPI	For Lenovo COM Port GPIO
GPIO[21]	SATA0GP	AK25	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[22]	SCLOCK	AJ24	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[23]	LDRQ1#	J3	I/O	Vcc3p3	N	N	3.3	Native	strapped hi
GPIO[24]	MEM_LED	A14	I/O	VccSus3p3	N	N	3.3	GPO	Lenovo LEO CLOCK RUN
GPIO[25]	STP_CPU#	B18	I/O	VccSus3p3	N	N	3.3	GPO	Lenovo LEO GPIO
GPIO[26]	S4_STATE#	C11	I/O	VccSus3p3	N	N	3.3	GPO	For Lenovo SPI WP#1
GPIO[27]	QRT_STATE0	A11	I/O	VccSus3p3	N	N	3.3	GPO	For Lenovo SPI WP#2
GPIO[28]	QRT_STATE1	G18	I/O	VccSus3p3	Y	N	3.3	GPO	NC
GPIO[29]	OC5#	N1	I/O	VccSus3p3	N	N	3.3	Native	OC#3
GPIO[30]	OC6#	N5	I/O	VccSus3p3	Y	N	3.3	Native	OC#3
GPIO[31]	OC7#	M1	I/O	VccSus3p3	Y	N	3.3	Native	OC#4
GPIO[32]	unmuxed	K2	I/O	Vcc3p3	N	N	3.3	GPO	SPI_WP#(Normol)
GPIO[33]	unmuxed	AF6	I/O	Vcc3p3	N	N	3.3	GPO	strapped
GPIO[34]	unmuxed	AH5	I/O	Vcc3p3	N	N	3.3	GPO	SPI_HOLD GPIO
GPIO[35]	SATACLKREQ#	L1	I/O	Vcc3p3	N	N	3.3	GPO	NC
GPIO[36]	SATA2GP	AE21	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[37]	SATA3GP	AE22	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[38]	SLOAD	AK24	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[39]	SDATAOUT0	AH23	I/O	Vcc3p3	Y	N	3.3	GPI	strapped hi
GPIO[40]	OC1#	N3	I/O	VccSuS3p3	Y	N	3.3	Native	OC#1
GPIO[41]	OC2#	P7	I/O	VccSuS3p3	Y	N	3.3	Native	OC#1
GPIO[42]	OC3#	R7	I/O	VccSuS3p3	Y	N	3.3	Native	OC#2
GPIO[43]	OC4#	N2	I/O	VccSuS3p3	Y	N	3.3	Native	OC#2
GPIO[44]	OC8#	P3	I/O	VccSuS3p3	Y	N	3.3	Native	OC#4
GPIO[45]	OC9#	R6	I/O	VccSuS3p3	Y	N	3.3	Native	OC#4
GPIO[46]	OC10#	T7	I/O	VccSuS3p3	Y	N	3.3	Native	strapped hi
GPIO[47]	OC11#	P1	I/O	VccSuS3p3	Y	N	3.3	Native	strapped hi
GPIO[48]	SDATAOUT1	AD20	I/O	Vcc3p3	Y	N	3.3	GPI	ICH_SGP48_PU
GPIO[49]	unmuxed	AJ25	I/O	Vcc3p3	N	N	3.3	GPO	DMI_STRAP
GPIO[50]	REQ1#	G13	I/O	V5REF	N	N	5	Native	PREQ#1
GPIO[51]	GNT1#	A7	I/O	Vcc3p3	N	N	3.3	Native	TP7
GPIO[52]	REQ2#	F13	I/O	V5REF	N	N	5	Native	PREQ#2
GPIO[53]	GNT2#	C7	I/O	Vcc3p3	N	N	3.3	Native	PGNT#2
GPIO[54]	REQ3#	G8	I/O	V5REF	N	N	5	Native	PREQ#3
GPIO[55]	GNT3#	F7	I/O	Vcc3p3	N	N	3.3	Native	PGNT#3
GPIO[56]	GLAN_DOCK#	F16	I/O	VccSuS3p3	Y	N	3.3	GPI	strapped hi
GPIO[57]	CLGPIO5	C12	I/O	VccSuS3p3	Y	N	3.3	GPI	strapped hi
GPIO[58]	SPI_CS#/ GLGPIO4	F23	I/O	VccSuS3p3	Y	N	3.3	GPI	SPI_CS1#
GPIO[59]	OC0#	P5	I/O	VccSuS3p3	Y	N	3.3	Native	OC#1
GPIO[60]	LINKALERT#/ GLGPIO4	F18	I/O	VccSuS3p3	N	N	3.3	Native	LINK_ALERT#

Following are the GPIOs that need to be terminated properly if not used:
GPIO[39;36,23;21,19,7;0]: default as inputs and should be pulled up to Vcc3.3 if unused.
GPIO[31;29,15;8]: default as inputs and should be pulled up to VccSus3.3 if unused.

FWH Note: FWH GPs should only be used for static options, do not put dynamic nets on these

GPIO	Pin#	Power	Tol	Signal Name
FPGI[0]	6	Main	3.3	pull-up
FPGI[1]	5	Main	3.3	pull-up
FPGI[2]	4	Main	3.3	pull-up
FPGI[3]	3	Main	3.3	pull-up
FPGI[4]	30	Main	3.3	pull-down

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI SLOT 1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD16	PCI_CLK0
PCI 1394	PIRQ#C	PREQ#2 PGNT#2	AD18	CK_P_33M_1394


DDRII DIMM Config.


DEVICE	ADDRESS	CLOCK
DIMM_A1	A0H	MCLK_A0/MCLK_A#0 MCLK_A1/MCLK_A#1 MCLK_A2/MCLK_A#2
DIMM_A2	A2H	MCLK_A3/MCLK_A#3 MCLK_A4/MCLK_A#4 MCLK_A5/MCLK_A#5
DIMM_B1	A4H	MCLK_B0/MCLK_B#0 MCLK_B1/MCLK_B#1 MCLK_B2/MCLK_B#2
DIMM_B2	A6H	MCLK_B3/MCLK_B#3 MCLK_B4/MCLK_B#4 MCLK_B5/MCLK_B#5

JUMPER SETTING


CLR_CMOS	(1-2) NORMAL	(2-3) CLEAR
----------	--------------	-------------

INTEL LAKEPORT PLATFORM CLOCK GENERATOR MAP












Power OK MAP




PWM Controller ISL6312




Disable PH4 the EN_PH4 (pin23)
should be pull-hi 5V



OS-CON Capactions




SP Capacitors




DECOUPLING CAPACITORS

Place these caps within socket cavity





CPU SIGNAL BLOCK






BSEL	TABLE
2 1 0	FSB FREQUENCY
0 0 0	267 MHZ (1067)
0 1 0	200 MHZ (800)
0 0 1	133 MHZ (533)

Prescott / Cedar Mill
 LL_ID[1:0] = 00
 GTLREF_SEL = 0
 VTT_SEL = 1





PLACE BPM TERMINATION NEAR CPU











Intel LGA775 - Signals		
Size	Document Number	Rev
Custom	MS-7363L2	0A
Date:	Tuesday, January 30, 2007	Sheet 8 of 36


	MSID1	MSID0
2005 Perf FMB	0	0
2005 Value FMB	0	1


















DDR2 DIMM2








DDR2 DIMM4






CHANNEL A VTT_DDR
DECOUPLING CAPS







CHANNEL B VTT_DDR
DECOUPLING CAPS










DDR II TERMINATION







5VREF & 5VREF_SUS Sequencing Circuit




POWER




Title					ICH9 - POWER, GND					
Size		Document Number					Rev			
Custom		MS-7363L2					0A			
Date:		Tuesday, January 30, 2007			Sheet		20		of 36	

Clock Generator ICSLPRS906




BSEL[0..2] Level Shift


FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved



CLOCK GEN STRAPING




CLOCK GEN RISE/FALL TIME MODIFY




POWER CIRCUIT FOR USB PORT 0,1

Rear




POWER CIRCUIT FOR USB PORT 2,3,4,5

Rear




POWER CIRCUIT FOR USB PORT 6,7,8,9

Front







POWER CIRCUIT FOR USB PORT 10,11

Front






REAR PANEL USB CONNECTOR FOR USB PORT 2,3,4,5


L12-181D017-CA8




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



FRONT PANEL USB CONNECTOR FOR USB PORT 8,9




FRONT PANEL USB CONNECTOR FOR USB PORT 10,11



The diagram illustrates the pin-to-pin connections for the SLT-PC120 white-RH connector. It shows two rows of pins, B1-B62 on the left and A1-A62 on the right. The connections are as follows:

- Power and Ground:**
 - B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, B57, B58, B59, B60, B61, B62 connect to various power and ground planes.
 - A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24, A25, A26, A27, A28, A29, A30, A31, A32, A33, A34, A35, A36, A37, A38, A39, A40, A41, A42, A43, A44, A45, A46, A47, A48, A49, A50, A51, A52, A53, A54, A55, A56, A57, A58, A59, A60, A61, A62 connect to various power and ground planes.
- Data and Control Signals:**
 - B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, B57, B58, B59, B60, B61, B62 connect to various data and control signals.
 - A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24, A25, A26, A27, A28, A29, A30, A31, A32, A33, A34, A35, A36, A37, A38, A39, A40, A41, A42, A43, A44, A45, A46, A47, A48, A49, A50, A51, A52, A53, A54, A55, A56, A57, A58, A59, A60, A61, A62 connect to various data and control signals.

Red arrows indicate the direction of signal flow or connection. The diagram is labeled "SLT-PC120 white-RH" at the bottom.




18,32 AD[0..31] ← AD[0..31]
18,32 C_BE#[0..3] ← C_BE#[0..3]


IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

Figure 10 illustrates the pin connections for the 8P4R-2.7KR0402 module. The diagram shows three modules connected to a VCC3 supply. The first module (RN56) has pins 18.32 FRAME#, 18.32 IRDY#, 18.32 DEVSEL#, 18.32 TRDY#, 18.32 STOP#, 18.32 LOCK#, 18.32 PERR#, and 18 SERR# connected to a common bus. The second module (RN57) has pins 18 PREQ#3, 18 PREQ#0, 18 PREQ#1, and 18.32 PREQ#2 connected to the same bus. The third module (RN59) has pins 18.32 PIQ#C, 18.32 PIQ#A, 18.32 PIQ#B, 18.32 PIQ#D, 18.32 PIQ#E, 18.32 PIQ#H, 18.32 PIQ#G, and 18.32 PIQ#F connected to the same bus. The bus is connected to VCC3. The modules are labeled 8P4R-2.7KR0402.


[illegible]





IT8718F-S-EX-RH




FLOPPY CONNECTOR



Thermal Resistor



SUPER I/O STRAPPING RESISTOR




Power On Strapping Options

Symbol	value	Description
Flashseg1_EN	1	Disabled.
Flashseg1_EN	0	Flash I/F Address Segment 1 (FFFF_0000h-FFFF_FFFFh, 000F_0000h-000F_FFFFh) is enabled
VIDO_SEL	1	Disable VIDO pins(except VIDO6 & VIDO7)
VIDO_SEL	0	Enable VIDO pins
CHIP_SEL	--	Chip selection in configuration.
BUF_SEL	1	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# are open-drain.
BUF_SEL	0	The output buffers are push-pull.
FAN_CTL_SEL	1	The default value of EC Index 15h / 16h / 17h is 00h
FAN_CTL_SEL	0	The default value of EC Index 15h / 16h / 17h is 40h
VID_ISEL	1	The threshold voltage of VID is 2.0 / 0.8V
VID_ISEL	0	The threshold voltage of VID is 0.8 / 0.4V


MSI
Link to the Future
MICRO-START INTL CO.,LTD.

Title Super I/O ITE8718F		
Size Custom	Document Number MS-7363L2	Rev 0A
Date: Tuesday, January 30, 2007	Sheet 26	of 36


FAN CONTROL




SYSTEM FAN




POWER FAN




GMCH 1.25V POWER




SERIAL ATA CONNECTOR BLOCK




SERIAL PORT 1





SERIAL PORT 2



COM2 LENOVO HEADER




PARALLAL PORT




LAN - Intel LAN 82566DC/82562V

82566DC = NINEVEH
82562V = EKRON



Intel 82566DC
For consumer desktop PC.Support Digital Home capabilities,WoL,PXE.
Intel 82562V
Basic 10/100 Ethernet connection.
B06-8256615-406
,CHIP LAN,INTEL/82566DC,,BGA-81pin,NINEVEH GIGA LAN CHIP(PHY),RoHS
COMPLIANCE
B06-8256205-406
,CHIP LAN,INTEL/82562V,,BGA-81pin,NINEVEH GIGA LAN CHIP(PHY),RoHS
COMPLIANCE



LAN CONNECTOR












Speed LED Type
1000Mbps : orange
100Mbps : green
10Mbps : LED
off
YELLOW : For Active/Link


ACT_LED	Link_LED
S0:LOW	S0:LOW
S1/S3/S4/S5: HIGH	S5: HIGH
	S1/S3/S4: WOLEN->LOW WOLDIS->HIGH

Default	
10/100-Lan	Giga-Lan
10/100 (BCM4401)	GIGA (BCM5788) :
N58-22F0301-S42	N58-22F0331-S42
P25@157-PS19	P25@153-PS29
Link Yellow	Link Yellow
Active Blinking	Active Blinking
100 Green	1000 Orange
	100 Green
19	19
20	20
21	21
22	22




IEEE-1394 VT6308







Lenovo LEO Chipset





LENOVO Front Panel Connector




BUZZER





POWER BUTTON





Optics Orientation Holes







Link to the Future

MICRO-START INTL CO.,LTD.


Title		
History		
Size	Document Number	Rev
Custom	MS-7363L2	0A
Date:	Tuesday, January 23, 2007	Sheet 35 of 36

MANUAL PART

HEAT SINK



Simulation



LAN

